Introduction
With recent advances in microelectronic technology, smaller devices are now possible allowing more functionality on an integrated circuit (ic). Portable applications have shifted from conventional low performance products such as wristwatches and calculators to high throughput and computationally intensive products such as notebook computers and cellular phones. The new applications require high speed, yet low power consumption as for such products longer battery life translates to extended use and better marketability. With the convergence of telecommunications, computers, consumer electronics, and biomedical technologies, the number of low power applications is expected to grow. Another driving force behind design for low power is that excessive power consumption is becoming the limiting factor in integrating more transistors on a single chip or on a multi-chip module due to cooling, packaging and reliability problems. Exploring the trade-o s between area, performance and power during synthesis and design is thus demanding more attention.
Prior Work
Many researchers (in solid state circuits and technology areas) have been studying low power/ low voltage design techniques. For example, research is being conducted in low power DRAM and SRAM designs, aggressive voltage scaling and process optimization for active logic circuits, device modeling and simulation tools for low power circuits, low power analog circuit design, etc. Other researchers (in computer architecture area) are exploring instruction set architectures and novel memory management schemes for low power, processor design using self-clocking, static and dynamic power management strategies, etc. The computer aided design community has recently started paying more attention to power estimation and low power design.
Several researchers have studied the problem of estimating power consumption. Cirit 6] estimates the dynamic power consumption at the transistor level based on the probability of the drain of a transistor making a power consuming transition. Burch et al. 4] introduce the concept of probability waveforms. Given such waveforms at the primary inputs and with some convenient partitioning of the circuit, they examine every sub-circuit and derive corresponding waveforms at the internal circuit nodes. Najm et al. 15 ] use a probabilistic simulation approach to estimate the average current drawn by a circuit. Their approach is built on the notion of transition probabilities over a time period. Given transition probabilities (over time) at the circuit inputs, the transition probabilities (over time) at internal nodes are derived by propagating transition probabilities through nodes using an approach often employed by timing simulators. These methods assume inputs to sub-circuits are independent and thus do not account for the reconvergent fanout and input correlations. Ghosh et al. 9] propose symbolic simulation in order to produce a set of Boolean functions which represent conditions for switching at each gate in the circuit. Given input switching rates, the switching probability at each gate is calculated by performing a linear traversal of the Binary Decision Diagrams (bdds) representation of the corresponding Boolean function 14] . A general delay model which correctly computes the Boolean conditions that cause glitchings is used and correlations due to the reconvergence of input signals are taken into account.
Recently, researches on synthesis for low power have been carried out. Shen et al, 19] present algorithms for reducing power consumption during technology independent phase of logic synthesis. Intermediate nodes of a Boolean network are simpli ed so as to reduce the switching probabilities. Logic transformations which realize each node in the network as a disjoint cover are applied to further reduce the average power consumption. Prasad et al. 16] tackle the low power kernelization problem in multi-level logic minimization. During the factorization process, common sub-expressions which result in maximum reduction in switching activities are extracted. The result is a technology independent logic network with minimal total switching activities. Roy et al. 17 ] propose a low power state assignment method which use simulated annealing to nd the state encoding of a nite state machine which the total probability weighted Hamming distance of the states are minimized. Vaishnav et al. 21] tackle the low power synthesis problem in physical domain. They propose a low power performance driven placement procedure which minimizes the length, hence the capacitance loading, of the high switching nets and at the same time satisfying the delay constraints.
All the above power estimation tools and low power synthesis and design algorithms are based on a simple power consumption model where power is consumed only during the charging and discharging of the external capacitances driven by the gates. This assumption surely underestimates the power consumption of the circuit since it does not account for the power consumption due to the charging and discharging of the source/drain capacitance of the internal nodes of the gates. Power consumption due to internal capacitances contributes a signi cant portion of the total power consumption in the circuit (see Section 5). Any power estimation tool ignoring this factor will thus be inaccurate.
In this paper, we propose a new power consumption model which considers the internal power consumption and then present a technique to estimate the average internal power consumption for dynamic domino cmos as well as static cmos circuits. We also propose a low power technology decomposition procedure which produces a decomposed network with minimum switching activities and a low power technology mapping algorithm which hides the high switching nodes inside gates and reduces the fanout load driven by high switching activity nodes.
Calculation of Switching Probabilities
In what follows, we assume a zero delay model where gate delays are assumed to be zero 9] and thus ignore signal transitions due to glitching. Primary inputs are assumed to be uncorrelated (issues regarding the use of a real delay model and correlated primary inputs are discussed in Section 6).
For n-type dynamic circuits, the output is precharged to 1 and hence the switching probability is given by P o 1?>0 = P o=0
(1) where P o=0 is the probability of signal o assumes value 0. For p-type dynamic circuits, the output is predischarged to 0 and hence the switching probability is given by P o 0?>1 = P o=1 (2) where P o=1 is the probability of signal o assumes value 1. For static circuits, we assume that the present input signal value is independent of the previous value. Hence, switching probabilities are given by P o 0?>1 = P o=0 P o=1 (3) P o 1(0?>1) jo 2(0?>1) = P o 1 =0jo 2 =0 P o 1 =1jo 2 =1 (4) where P o 1 =xjo 2 =y is the probability that signal o 1 assumes x given that signal o 2 assumes y. The signal probability at the output of a node is calculated by rst building an Ordered Binary-Decision Diagrams (obdd) 3] corresponding to the global function of the node and then performing a linear traversal of the obdd using the procedure given in 14].
Organization of the Paper
The rest of this paper is organized as follows. In Section 2 we review the conventional power consumption models and present an extended model which accounts for the internal power consumption. We also introduce the notion of charging and discharging functions for an internal node of a gate and present techniques which use these functions to estimate the internal power consumption. In Section 3, we describe a procedure for constructing a nand-decomposed network which has minimum total switching activity. Section 4 presents a technology mapping paradigm for low power which exploits the power/delay tradeo curves to generate a mapped network with minimum power consumption subject to given timing constraints. Experimental results are presented in Section 5. We discuss some issues and extensions in Section 6 and give conclusions in Section 7.
2 Power Consumption Modeling and Analysis
A Simple Power Consumption Model
Power consumption in cmos circuits is caused by three sources: the charging and discharging of capacitive loads during output switchings, the short circuit current which ows during output transitions and leakage current. The last two sources can be made small with proper device and circuit design techniques 22]. We therefore concentrate on the dynamic power consumption. The average power consumption for a gate g in a synchronous cmos circuit is given by P avg (g) = 0:5 V 2 dd T cycle C load E(switching) (5) where C load = X j2fanout(g) C j G + C wire (6) and C j G is the gate capacitance of j, C wire is the wiring capacitance of the output net, V dd is the supply voltage, T cycle is the clock cycle time, and E(switching) is the expected number of transitions at the output of g per clock cycle (See Section 1.2). E(switching) is a function of the design style, the logic function being computed, the delay model, and switching probabilities of the primary inputs. Under a zero delay model, E(switching) is always less than 1. this drop is greater than a threshold voltage, it may create a logic error or loss of noise margin in the subsequent stages. Therefore for a dynamic circuit to operate properly, the voltage drop due to charge sharing must be small. This implies that C out P C i , and C n eff C n . When the charge sharing problem is severe, designers often precharge the internal nodes of the pulldown nfet chain for n-type circuits. In this case, for each precharged node n, since it is precharged every cycle, E n (charge=discharge) is equal to P low (n).
An Extended Power Consumption Model
To capture the power consumption due to internal capacitances, equation (5) 1 A (10) where P int avg (i) is given by either equation (7) or equation (8).
Calculation of Expected Number of Charge/Discharge Events
The internal power consumption depends on C i SD which is determined by the size of transistors in the gate, and E i (charge=discharge) which depends on the global function of i in terms of the primary inputs, the switching probabilities of the primary inputs, and the internal structure of the gate. The main theorem for calculating the E i (charge=discharge) is given next. Theorem 2.1 The expected number of charge/discharge events per clock cycle at some internal node i which is not precharged (or predischarged) is given by E i (charge=discharge) = P high (i)P low (i) P high (i) + P low (i) (11) where P high (i) and P low (i) denote probabilities of i being charged to V dd and discharged to Gnd.
Proof We nd E(n), the expected number of patterns h(f )l in a string of characters consisting of n elements from the alphabet fh; f; lg where h; f; l denote the input combinations which give rise to charging, oating, and discharging conditions at node i respectively, and f means zero or more f characters. E(n) is composed of two parts. The rst part is the expected number of patterns h(f )l in a string of n?1 characters (i.e. E(n?1)). The second part is the product of P(h) and the probability P ((f )l; n ? 1) that a string with n ? 1 characters begins with pattern (f )l. The reasoning for this is that if the rst character is an l or f, it will not create any pattern in addition to those included in E(n?1); If the rst character is an h, then any string of n ? 1 characters that begins with pattern (f )l will add one additional h(f )l pattern to E(n). Since P((f )l; n ? 1) = P(l) + P(f)P(l) + : : :
E(n) is given by the following recurrence formula E(n) = E(n ? 1) + P(h)P((f )l; n ? 1) = E(n ? 1) + P(h)P(l) 1 ? P(f) n?1 1 ? P(f)
! :
This recurrence formula can be solved to yield E(n) = P(h)P(l)
Each character represents an input vector, and n input vectors means n cycles have elapsed. So the expected number of charge/discharge events per clock cycle is given by E i (charge=discharge) = P high (i)P low (i)
as n approaches 1. Because P high (i) + P low (i) + P floating (i) = 1;
9 this is equal to P high (i)P low (i) P high (i) + P low (i) : (14) In the following, we show how to calculate P high (i) and P low (i).
For both dynamic and static circuits, P high (n) and P low (n) are given by P high (n) = P(F c (n)) denote the set of all simple paths connecting n 1 and n 2 in TG(N; E), and L(P) = x 1^x2^: : :^x n where P is a simple path consisting of edges e 1 ; e 2 ; : : :; e n and x i is the label of edge e i . The charging and discharging functions for internal node n are given as follows n-type dynamic L(P) (18) p-type dynamic
P2paths(n;predischarged node) L(P) (20) static nmos
L(P) (22) static pmos
where^and _ denote Boolean and and or operations.
Proof In the following we present the proof for cases where internal node n is in an n-type dynamic circuit or in the pmos part of a static cmos gate. Proofs for other cases are similar.
Consider a path P in TG(N; E) connecting n 1 and n 2 . If the input signal vector satis es L(P), n 1 and n 2 are connected. For n-type dynamic circuits, internal node n is charged up when there is a path from the precharged node to n during the evaluation period, and at the same time the output node is not discharged. The logic function representing logic conditions for the connection between the precharged node and the internal node n is equal to the disjunction of all the input signal vectors that create a connected path between n and the precharged node. The logic function representing the condition that the output node is not discharged is simply G. Therefore, we have F dynamic c N (n) = G^_ P2paths(n;precharged node) L(P): (25) n is discharged when there is a path connecting n to Gnd and hence the discharging function is given by
For an internal node n in the pmos part of the static cmos gate, the logic conditions for having a charging path from V dd to n is equal to the disjunction of all the input signal vectors that create a connected path between n and V dd . Hence It is di cult to come up with a decomposed network which will lead to a minimum power consumption implementation after power-e cient technology mapping is applied since gate loading and mapping information are unknown at this stage. Nevertheless, we have observed that a decomposition scheme which minimizes the sum of the switching activities at the internal nodes of the network, is a good starting point for power-e cient technology mapping. We illustrate this point with a simple example ( Figure 4a ). A fourinput and gate can be decomposed into a tree of 2-input and gates in two ways. These two decompositions have di erent total switching activities. Assuming n-type dynamic circuit and independent inputs, let P(a)=0.7, P(b)=0.3, P(c)=0.3 and P(d)=0.7. The total switching activities for con gurations A and B are 2.317 and 2.464, respectively.
Con guration A appears to be better than con guration B since the sum of the switching activities at its internal nodes is smaller. Furthermore, if we assume that the cell library has 2-input and 3-input and gates, the minimum power mapping with a power value of 2.107 is obtained from con guration A ( Figure 4b ). In this example, decomposition with lower switching activity leads to mapping with lower power consumption.
We denote the problem of generating a nand-decomposed network with minimum total switching activity as the minpower decomposition. The performance-oriented version of the above problem requires that the increase in the height of the decomposed network (compared to the undecomposed network) be bounded. We refer to this problem as the bounded-height minpower decomposition.
Tree Decomposition
We describe algorithms for solving the minpower decomposition for a fanout-free logic function (i.e. a function that has a tree realization).
The basic algorithm is similar to Hu man's algorithm 10] for constructing a binary tree with minimum average weighted path length. We denote the leaves of a binary tree by v 1 ; v 2 ; : : : ; v n , the \path length" from the root to v i by l i , and the weight of leaf v i by w i . Assuming that the root is at level zero (the highest level), leaf v i is at level l i . Given a set of weights w i , there is a simple O(nlogn)-time algorithm due to Hu man for constructing a binary tree such that the cost function P n i=1 w i l i is minimum. In a more general setting, a weight combination function F(x; y) (which is any symmetric function chosen as a binary operator on the weight space U) is used to produce the weight W of internal nodes during tree construction. For each tree T, a tree cost function To solve the minpower tree decomposition problem, we must use appropriate weight combination and tree cost functions. We thus distinguish among two cases as follows. Dynamic Circuits For (n-type circuits), dynamic gate outputs are precharged to 1 and switching occurs when the output changes to 0 during the evaluation phase. For a 2-input and gate composed of a 2-input nand gate and a static inverter (Figure 5a ), the inverter output is 0 during the precharge period and the switching probability (without input signal correlations) is given by W o = w i 1 w i 2 (30) where W o and w ix values are probabilities of the output and inputs assuming value 1. For p-type circuits, dynamic gate outputs are predischarged to 0 and transition occurs when output evaluates to 1. The corresponding formula for the switching probability for a 2-input and gate composed of a 2-input nand gate and a static inverter ( Figure  5b) (38) Note that for static circuits, every internal node is assigned multiple weights (i.e. w i 0?>1 , w i 1?>0 , w i 1?>1 ). The weight combination uses all these weights through equations (35) to (38). This general class of problems cannot be solved using the Hu man's algorithm which applies when each internal node is given a single weight. Therefore, we resort to Algorithm 3.1.
Bounded-Height Tree Decomposition
Here, the objective is to construct a minpower binary tree for a given list of weights (signal switching probabilities) with the restriction that the height of each weight (dened as max i l i ) does not exceed a given integer L. The best known algorithm for solving bounded-height minsum problem is an O(nL) algorithm due to Larmore and Hirschberg 13]. Their approach (based on the package-merge algorithm) transforms the bounded-height minsum tree decomposition problem to an instance of the coin collector's problem. 3 The package step in this algorithm uses the Hu man's Algorithm to merge two items at level i to form a new item at level i + 1. The merge step merges the newly formed items with the original items at each level. Details of the algorithm can be found in 13].
For the general weight combination functions, the Larmore-Hirschberg's algorithm has to be modi ed as follows: In the package step, replace the Hu man's algorithm by Algorithm 3.1; the merge step is unchanged. Using the modi ed Larmore-Hirschberg's algorithm, the bounded-height minpower tree decomposition can be solved heuristically for the general weight combination functions.
Power E cient Technology Mapping
The problem of technology mapping for low power can then be stated as follows: Given a Boolean network representing a combinational logic circuit optimized by technology independent synthesis procedures and a target library, we bind nodes in the network to gates in the library such that average power consumption of the nal implementation is minimized and timing constraints are satis ed. A successful and e cient solution to the minimum area mapping problem was suggested in 12] and implemented in programs such as DAGON and MIS. The idea is to reduce technology mapping to DAG covering and to approximate DAG covering by a sequence of tree coverings which can be performed optimally using dynamic programming.
Traditional goal for technology mapping is to minimize the total area (or delay) of the mapped circuit. In 5], a near-optimal solution is presented for nding the minimum area solution under delay constraints. Their approach consists of two steps: In the rst step, delay functions (which capture arrival time-gate area tradeo s) at all nodes in the network are generated. In the second step a mapping solution based on the computed delay functions and the required times at the primary outputs is found. For a NANDdecomposed tree, subject to load calculation errors, this two-step approach nds the minimum area mapping satisfying all delay constraints if such solution exists. Our low power technology mapper follows a procedure similar to the above, with the di erence that the objective is to minimize the sum over all gates of the average power consumed in the mapped network subject to given required time constraints. The approach also consists of two steps: First a postorder traversal is used to determine a set of possible arrival times and accumulated power consumptions at each node of the network. Once the user speci es a single required time, a second preorder traversal starting from the primary outputs is performed to determine the mapping solution that minimizes the average power subject to the required time constraints.
Terminology
Consider a match g at node n of a nand-decomposed tree. The inputs to node n consist of nodes n i which fanout to node n (that is, n = n 0 1 + n 0 2 if n has two inputs or n = n 0 1 if n has a single input). The nodes which are covered by match g are denoted by merged(n; g). The nodes which are not in merged(n; g) but fanin to merged(n; g) are denoted by inputs(n; g). The mapped-parent(n i ) is some node n for which there exists a matching gate g such that n i 2 inputs(n; g). Note that given node n and gate g matching at n, inputs(n; g) are uniquely determined. However, n i may have many distinct mapped-parents. With each node in the network we store a power-delay curve. A point on the curve represents the arrival time at the output of the node and the average power consumed in its mapped transitive fanin cone (but excluding the power consumed at the load driven by the node which has yet to be decided by a later mapping). In addition to the power and delay values, the matching gate and input bindings for the match are also stored with each point on the curve. Points on the curve represent various mapping solutions with di erent tradeo s between average power and speed. A point (t 1 ; p 1 ) is inferior if there exists another point (t 2 ; p 2 ) on the curve such that either p 1 > p 2 and t 1 t 2 or p 1 p 2 and t 1 > t 2 ( Figure 6 ). All inferior points are dropped from the power-delay curve.
Arrival time and Power Cost Calculation
We have adopted the pin-dependent sis library delay model for the calculation of the arrival time and power consumption. Suppose that gate g has matched at node n, then Delay Power (t 1 , p 1 ) (t 2 , p 2 ) inferior point non-inferior points where P int avg (j) is given by equation (7). The typical gate library model contains information such as input capacitance for each input pin, pin-dependent intrinsic gate delay, and the pin-dependent output drive. To support the calculation of the internal power consumption, we add to this data the following information: a) the source/drain capacitance for each internal node; b) the charging and discharging functions in terms of the gate inputs for each internal node.
When calculating the power cost at node n, the power contribution from the output load driven by n is not included. We however have the following lemma for the power cost calculation: Lemma 4.1 The power cost of a match g at node n given by equation (41) is the exact power cost for a zero delay model.
Proof Under a zero delay model, the switching activity at node n only depends on the global function of the node in terms of the circuit primary inputs and not its particular implementation. Hence, E n is independent of the gate matching at n. Furthermore, note that since the power consumption due to output load of n is calculated only when the fanout gate of n is known, equation (41) is not subject to the unknown load problem.
The average power contribution of the n's output load will be included at mappedparent(n). When the mapping reaches a primary output, every point on the powerdelay curve has a power value equal to the total average power consumption of the mapped tree minus the power consumption at the primary output load. The power consumption at the primary output load depends on E n at the output and the load capacitance connected to it which are both independent of the mapping con guration. Hence, it only causes a xed shift of the curve along the power axis. It does not a ect the selection of the optimal point from the power-delay curve.
Tree Mapping
In this section, we focus on tree mapping. Later, we shall describe the extension to dag mapping. In particular, we describe two tree-traversal operations which are applied to a nand-decomposed tree in order to obtain a technology mapping solution which minimizes the average power consumption while satisfying the timing constraints. 
Tree Traversals
On the rst traversal, we begin at the leaf nodes of the nand-decomposed tree. Since each node n possesses a set of possible arrival time -average power points which are re ected in its power-delay function, the power-delay function at any mapped-parent(n) must also re ect these possible arrival time -average power tradeo s. A postorder traversal of the nand-decomposed tree is performed, where for each node n and for each gate g matching at n, a new power-delay function is produced by appropriately merging the power-delay functions at the inputs(n; g). Merging must occur in the common region in order to ensure that the resulting function re ects feasible matches at the inputs(n; g). The power-delay functions for successive gates g matching at n are then merged by applying a lower-bound merge operation on the corresponding power-delay functions (see 5] for details of these operations). At a given node n, the resulting powerdelay function will describe the arrival time -average power tradeo s in propagating a signal from the tree inputs to the output of n. The second traversal begins when the mapping reaches the root(primary output). The user is allowed to select the arrival time -average power tradeo which is most suitable for his application. Given the required time t at the root of the tree, a suitable (t; p) point on the power-delay function for the root node is chosen. The gate g matching at the root which corresponds to this point and inputs(root; g) are, thus, identi ed. The required times t i at inputs(root; g) are computed from t and g. The preorder traversal resumes at inputs(root; g) where t i is the constraining factor and a matching gate g i with minimum power consumption satisfying t i is sought.
Timing Recalculation
The gate delay is a function of the load it is driving. During the postorder tree traversal, the output of current node n i , is not mapped hence the load capacitance is unknown (unless, all the gates in the library have identical pin capacitances). At this time the load value is assumed to be that o ered by the smallest two-input nand gate in the library. When we come to a node n =mapped-parent(n i ) with matching gate g, we know the exact load seen by n i . This load is equal to the input capacitance of g and is, in general, di erent from the default load. Therefore, in order to calculate the arrival time at node n, the output arrival times for all nodes in inputs(n; g) must be adjusted to account for the change in the load capacitance. Similarly, during the preorder tree traversal, when a gate g is selected to match at n, the load seen by inputs(n; g) must be recalculated.
In order to account for this load change ( i ), the power-delay curves at the inputs have 22 to be appropriately shifted. In particular, since the drive resistance of gate matching at n i and giving rise to a point p j on power-delay curve of n i is stored with that point, the delay shift is computed as i p j :gate:drive.
Optimality of the Tree Mapping Algorithm
The following theorem can be stated. Theorem 4.2 Under a zero delay model, the tree mapping algorithm nds the minimum power consumption solution for given delay constraints (subject to the error due to unknown loads during the arrival time calculation).
Proof From Lemma 4.1, under a zero delay model, the power consumption calculation is exact and not subject to the unknown load problem and hence is similar in nature to the area calculation. The proof of optimality of the tree mapping algorithm is thus similar to that of the area-delay mapping algorithm.
DAG Mapping
Most of the real circuits are not trees, but general dags. The problem of mapping a dag even for the unit fanout model is np-hard 2]. Therefore, we resort to heuristics. During the power-delay curve computation step, nodes are visited in postorder. For each node, we compute the power-delay curve as in case of trees. However, if the input for a candidate match at the node is coming from a multiple fanout node, we divide the average power contribution of that input by the fanout count of the input node . By reducing the average power contribution, we favor a solution in which multiple fanout nodes are preserved after mapping, which reduces logic duplication and improves the nal mapped average power. This heuristic which permits tree boundary crossing only for nodes with relatively few fanouts was also adopted by the MIS mapper 7]. During the gate selection step, if we come to a node which has already been mapped, we check if the mapped solution at the node satis es the timing requirement. If so, we keep the mapping; otherwise, we replace it with another solution from the power-delay curve which satis es the current timing requirement and has minimum average power.
Complexity Analysis
The technology mapper calculates the switching probabilities of each intermediate node of the network prior to the actual mapping process. The calculation employs obdds and hence the time complexity is equal to that of building obdds for the network.
For the mapping procedure, the complexity is similar to that of area-delay mapping given in 5] where it was shown that the complexity of generating power-delay curve for each candidate match g is O(kNlog(N max )) where N = P k i=0 N i , N max = max k i=0 N i , N i denotes the number of points on the power-delay curve of input i of gate g, and k is the number of inputs.
For a nite size library, the number of points on the power-delay curve of n will remain linear in the total number of points in the power-delay curve of inputs(n; g). Therefore, the number of points increases linearly from one level to another. If the tree is nodebalanced, then the number of points will remain polynomial. If we bound the number of points to be generated for each power-delay curve to M, then the complexity becomes O(kMlog(kM)) which is a constant since the number of inputs for any gate in the library is bounded. Table 1 shows ratio of the internal power consumption (due to the parasitic source/drain capacitances) to the power consumption due to the external gate capacitances for a subset of ISCAS-89 and MCNC-91 benchmarks. It is seen that if internal power consumption is disregarded, then the power consumption will be underestimated by an average of 16.5%.
Experimental Results
To evaluate the e ectiveness of the technology decomposition and mapping for low power, we applied our algorithms on the above benchmarks. Static cmos circuits were used in the experiments and all primary inputs were assumed to be pairwise and temporally independent. The delay was calculated using the augmented pin-dependent sis library delay model as described in Section 4.2. We used an industrial library with 44 gates. Table 2 shows the total switching activity of the decomposed networks for di erent technology decomposition methods. It is shown that the low power technology decomposition reduces the total switching activity in the networks by 5% over the conventional balanced tree decomposition method.
To study the e ect of including internal power consumption in the power cost calculation during technology mapping, we applied pd-map using equation (40) (without internal power consumption) and then using equation (41) (with internal power consumption) and compiled the internal and total power consumption in Table 3 . It can be seen that the internal power consumption and total power consumption are reduced by an average of 6% and 0.8%, respectively if equation (41) is used. We expect that for libraries which have more complex gates than the one we used, the percentage improvement will be higher. In the rest of the experiments, equation (41) was used for the power cost calculation. Tables 4 and 5 contain our experimental results using di erent technology decomposition and mapping combinations. All methods have the same starting point, that is, circuits optimized by the sis rugged script 18]. Method A uses area-delay mapping (admap) algorithm of 5] and methods B to D use power-delay mapping (pd-map). Methods A and B take in a nand-decomposed network generated by the conventional balanced tree decomposition algorithm. Method C uses the minpower technology decomposition (minpower t decomp) while method D uses the bounded-height minpower decomposition (bh minpower t decomp).
To see the impact of the pd-map on the average power consumption, we compare results of methods A and B. It is seen that with pd-map, the power consumption is improved by an average of 15.9% over ad-map. The active cell area is increased by an average of 12.2% while the circuit delay is improved by 2%.
To illustrate the impact of the (minpower t decomp) on the average power consumption, we compare the results of methods of B and C. The power consumption is improved by an average of 2.5% at the expense of 3.5% increase in area and 2.8% degradation in performance. From B and D, we see that bh minpower t decomp improves the power consumption by an average of 1.6% over the conventional decomposition at the expense of 0.8% increase in area and 1.8% degradation in performance (Note that bh minpower t decomp improves performance by an average of 1% over minpower t decomp). The best overall result is achieved when pd-map is applied after the network is decomposed using minpower t decomp. The average power consumption is reduced by an average 18% at the expense of 16% increase in area while the circuit delay is unchanged.
Comparing Tables 2 and 5 , we observe that although the reduction in power consumption after mapping is not directly proportional to the reduction in the switching activities of the network before mapping, networks with lower switching activity often result in a mapped circuit with lower power consumption. We believe the small gain of minpower t decomp is due to the fact that most nodes in the optimized network are relatively simple due to the fast-extract and quick decomposition operations performed prior to the technology decomposition step. Therefore, the minpower t decomp does not 25 have much freedom in improving the power e ciency through nand decomposition.
To see how power consumption is actually reduced by pd map, we selected the s832 circuit and plotted the number of nets and the average loading on nets versus the switching rate. Figures 7 and 8 summarize the results. From Figure 7 , we can see that pd-map tends to reduce the number of high switching activity nets at the expense of increasing the number of low switching activity nets. From Figure 8 , we can see that for the remaining high switching activity nets, pd-map tries to reduces the average loading on nets. By doing these, pd-map minimizes the total weighted switching activities and hence the total power consumption in the circuit. 
Discussions and Extensions
We assumed a zero-delay model (which does not account for power consumption due to glitches) during the technology mapping phase. This shortcoming can be overcome by using a real delay model (such as the sis pin-dependent library delay model) when calculating the expected number of transitions. Using a real delay model has however several drawbacks. The rst is the huge computational e ort to calculate the possible glitches for each nodes. In 9], symbolic simulation is used to produce a set of Boolean functions which represent conditions for switching at each gate in the circuit at a speci c time instance. This procedure is exact, however, requires large computation time and storage space. In 20], a faster method of estimating the power consumption including glitches is described using the notion of transition probability. The transition probabilities are propagated from the primary inputs to the circuit outputs using a linear time algorithm. Although the later method signi cantly reduces the computation time and space requirement, it is still costly.
The second drawback is that under a real delay model, the dynamic programming based tree mapping algorithm does not guarantee to nd an optimum solution even for a tree.
The mapping algorithm assumes that the current best solution is derived from the best solutions stored at the fanin nodes of the matching gate. This is true for power estimation under a zero delay model, but not for that under a real delay model. Consider Figure 9 as an example. Let S 1 and S 2 be two mapping candidates at n with the same delay. Let n have a larger E n (switching) value for S 1 . It appears that S 2 is superior to S 1 and thus S 1 is dropped form the power-delay curve (Figure 9a ). However, when doing mapping at m, the mapped-parent of n, due to the di erence in the transition waveform timing for S 1 and S 2 , the best solution at m may be coming from S 1 instead of S 2 ( Figure 9b ). So if S 1 is dropped from the power-delay curve, the optimal solution may not be found. The reason is that glitches depend on the gate delay and the transition waveforms of the gate inputs which are not related to the minimum power mapping solutions for the inputs. It is very expensive to store all partial solutions, so we have to drop the locally inferior solutions. The dynamic programming approach only acts as a heuristic approach (even for trees).
Another assumption we made was that primary inputs are pairwise uncorrelated. If this assumption is relaxed, we must use the conditional probabilities to calculate the signal probability at the outputs of intermediate nodes. It is, however, too costly to consider conditional probabilities among all subsets of primary inputs. Instead, we only use pairwise conditional probabilities as follows. Correlation coe cient C(i; j) is de ned by P(ij) = P(i)P(jji) = P(i)P(j)C(i; j); 
The signal probability of a product term is estimated by breaking down the implicant into a tree of 2-input and gates and then using the above formula to calculate the correlation coe cients of the internal nodes and hence the signal probability at the output. Similarly, the signal probability of a sum term is estimated by breaking down the implicate into a tree of 2-input or gates.
Several extensions can be made on the pd-map to improve its e ectiveness and versatility. First, pin permutation can be considered during the gate matching procedure. In general, library gates have pins that are functionally equivalent which means that inputs can be permuted on those pins without changing function of the gate output. These equivalent pins may have di erent input pin loads and pin dependent delays. If high switching activity inputs are matched with pins that have low input load, the power consumption can be reduced. In particular, the internal power consumption depends on the switching activities and the pin assignment of the input signals. To nd the minimum power pin assignment for gate g matching at node n, we must solve the following optimization problem: min 2PP(n;g) X i2pins(g) C i G E( (i)) + X j2internal nodes(g) C j SD E j (charge=discharge; ) (47) where PP(n; g) is the set of all valid pin permutations for gate g matching at node n, pins(g) is the set of pins of g, (i) is the input that is mapped to pin i under pin 36 permutation , and E j (charge=discharg; ) is the expected number of charge/discharge events for an internal node j under pin permutation . Taking the 3-input NOR gate in Figure 3 as an example, the power cost for the speci ed pin permutation, assuming inputs are uncorrelated, is calculated as P avg = P(i 1 ) 1 ? P(i 1 )] C p 1 G + P(i 2 ) 1 ? P(i 2 )] C p 2 G + P(i 3 ) 1 ? P(i 3 )] C p 3 G + 1 ? P(i 1 )] P(i 1 )(1 ? P(i 2 ))(1 ? P(i 3 ))] 1 ? P(i 1 )] + P(i 1 )(1 ? P(i 2 ))(1 ? P(i 3 ))] C A SD + 1 ? P(i 1 )] 1 ? P(i 2 ))((1 ? P(i 3 ))(P (i 1 ) + P(i 2 ) ? P(i 1 )P (i 2 ))] 1 ? P(i 1 )] 1 ? P(i 2 )) + ((1 ? P(i 3 ))(P (i 1 ) + P(i 2 ) ? P(i 1 )P (i 2 ))] C B SD + (1 ? P(i 1 ))(1 ? P(i 2 ))(1 ? P(i 3 ))] 1 ? (1 ? P(i 1 ))(1 ? P(i 2 ))(1 ? P(i 3 ))] C out SD : The optimum solution can be found by enumerating all valid pin permutations. This is not so costly since the number of pins for typical library gates is small (< 6).
The pin permutation can be directly incorporated in the technology mapping process as follows. For each match g, all equivalent pin permutations are generated and the corresponding power and delay costs are calculated. Permutations that result in inferior power-delay trade-o points will be dropped. Permutations that result in non-inferior solutions are stored in the power delay trade-o curve along with the corresponding power and delay values. This may lead to a large number of points on the trade-o curve. In that case, we can restrict the number of points on the curves to a user de ned number M and thus manage the space complexity (see Section 4.5). The concept of power delay trade-o curve can be extended to include the area trade-o . Instead of generating a set of (power, delay) values, the trade-o curve can consist of a set of (power, delay, area) values. One drawback of the three dimensional trade-o space is that the number of points which must be generated in order to nd good mapping solutions, is very large. A balance between optimality and computation cost has to be reached in order to determine how many tradeo points should be stored.
Concluding Remarks
We rst described an extended power consumption model which includes the power consumption at the internal nodes of a gate. We then showed how to calculate the internal power consumption based on the notion of charging and discharging probabilities and transistor graphs. Experimental results show that the internal power consumption can be as much as 16.5% of the power consumption due to gate capacitances and hence is signi cant. Based on the extended power consumption model, we presented algorithms for low power technology decomposition and mapping. In particular, we generate networks with minimum total switching activity and feed them to a delay constrained power ecient technology mapper which hides the highly active nodes inside the mapped gates. Experimental results show that signi cant reduction in power consumption is achieved without performance degradation.
Technology mapping for low power under a real delay model was also addressed where we showed that even for trees, optimal mapping solution cannot be obtained. We then described a method to estimate the average power consumption when the primary inputs are correlated. Extensions to the power e cient technology mapper were also presented.
